

WHAT IS CLAIMED IS:

1 Sub
2 h1
3 1. A processor chip, comprising:
4 a processing core; and
5 at least one bank of DRAM memory, including a mode control input for
6 controlling the mode of said at least one bank of DRAM memory between a first mode and a
7 second mode, wherein when said at least one bank of DRAM memory is in said first mode,
8 said at least one bank of DRAM memory acts as physical memory, and when said at least one
9 bank of DRAM memory is in said second mode, said at least one bank of DRAM memory
10 acts as cache memory.

1 2. The processor chip as recited in claim 1, wherein said processor chip is
2 a first processor chip which further comprises:
3 an I/O link configured to communicate with other processor chips; and
4 a communication and memory controller in electrical communication with
5 said processing core, said at least one bank of memory, and said I/O link;
6 said communication and memory controller for controlling the exchange of
7 data between said first processor chip and said other processor chips, and for receiving
8 memory requests from said processing core on said first processor chip and from other
9 processing cores on said other processor chips via said I/O link, and processing said memory
10 requests with said at least one bank of memory.

1 3. The processor chip as recited in claim 2, wherein said communication
2 and memory controller comprises:
3 a first memory controller in electrical communication with said processing
4 core and said at least one bank of memory; and
5 a second memory controller in electrical communication with said first
6 memory controller and said I/O link;
7 said second memory controller for controlling the exchange of data between
8 said first processor chip and said other processor chips;
9 said first memory controller for receiving memory requests from said
10 processing core on said first processor chip and said second memory controller, and process
11 said memory requests with said at least one bank of memory.

1 4. The processor chip as recited in claim 2, wherein when said at least
2 one bank of memory on said first processor chip and said at least one bank of memory on said

3 other processor chips comprise physical memory, the data stored on said at least one bank of
4 memory on said first processor chip is different from the data stored on said at least one bank
5 of memory on said other processor chips.

1 5. The processor chip as recited in claim 2, further comprising an external
2 memory interface in electrical communication with said communication and memory
3 controller;

4 said external memory interface for connecting said first processor chip in
5 electrical communication with external memory; and

6 said communication and memory controller for receiving memory requests
7 from said processing core on said first processor chip and from processing cores on said other
8 processor chips, determining whether said memory requests are directed to said at least on
9 bank of memory on said first processor chip, to said at least one bank or memory on said
10 other processor chips, or to said external memory, and processing said memory requests with
11 said at least one bank of memory on said first processor chip, with said at least one bank of
12 memory on said other processor chips through said I/O link, or with said external memory
13 through said external memory interface.

1 6. The processor chip as recited in claim 5, wherein said external memory
2 is DRAM.

1 7. The processor chip as recited in claim 5, wherein when said at least
2 one bank of memory on said first processor chip and said at least one bank of memory on said
3 other processor chips comprise physical memory, the data stored on said at least one bank of
4 memory on said first processor chip is different from the data stored on said at least one bank
5 of memory on said other processor chips and said external memory.

1 8. In a computer system, a scalable computer processing architecture,
2 comprising:

3 one or more processor chips, each comprising:
4 a processing core;

5 at least one bank of DRAM memory including a mode control input for
6 controlling the mode of said at least one bank of DRAM memory between a first mode and a
7 second mode, wherein when said at least one bank of DRAM memory is in said first mode,
8 said at least one bank of memory acts as physical memory, and when said at least one bank of

9 DRAM memory is in said second mode, said at least one bank of DRAM memory acts as
10 cache memory;

11 an I/O link configured to communicate with other of said one or more
12 processor chips or with I/O devices;

13 a communication and memory controller in electrical communication with
14 said processing core, said at least one bank of memory, and said I/O link;

15 said communication and memory controller for controlling the exchange of
16 data between said one or more processor chips and I/O devices, and for receiving memory
17 requests from said processing cores on said one or more processor chips and from said I/O
18 devices, and processing said memory requests with said at least one bank of memory.

19 wherein said computer processing architecture can be scaled larger by
20 connecting together two or more of said processor chips in parallel via said I/O links of said
21 processor chips, so as to create multiple processing core pipelines which share data
22 therebetween.

1 9. The processor chip as recited in claim 8, wherein said communication
2 and memory controller on said one or more processor chips comprises:

3 a first memory controller in electrical communication with said processing
4 core and said at least one bank of memory; and

5 a second memory controller in electrical communication with said first
6 memory controller and said I/O link;

7 said second memory controller for controlling the exchange of data between
8 said processor chip and said other processor chips;

9 said first memory controller for receiving memory requests from said
10 processing core and said second memory controller, and process said memory requests with
11 said at least one bank of memory.

1 10. The processor chip as recited in claim 8, wherein when said at least
2 one bank of memory on said one or more processor chips comprise physical memory, the
3 data stored on said at least one bank of memory on each of said one or more processor chips
4 is different from the data stored on said at least one bank of memory on each of the other of
5 said one or more processor chips.

1 11. The computer processing architecture as recited in claim 8, wherein at
2 least one of said one or more processor chips further comprises an external memory interface
3 in electrical communication with said communication and memory controller;

4 said external memory interface for connecting said at least one of said one or
5 more processor chips in electrical communication with external memory; and

6 said communication and memory controller of said at least one of said one or
7 more processor chips for receiving memory requests from said processing cores of said one
8 or more processor chips and said I/O devices, determining whether said memory requests are
9 directed to said at least one bank of memory on said at least one of said one or more
10 processor chips, to other of said one or more processor chips, or to said external memory, and
11 processing said memory requests with said at least one bank of memory on said at least one
12 of said one or more processor chips, with said other of said one or more processor chips, or
13 with said external memory through said external memory interface.

1 12. The computer processing architecture as recited in claim 11, wherein
2 said external memory comprises DRAM.

1 13. The processor chip as recited in claim 11, wherein when said at least
2 one bank of memory on said one or more processor chips comprise physical memory, the
3 data stored on said at least one bank of memory on each of said one or more processor chips
4 is different from the data stored on said at least one bank of memory on each of the other of
5 said one or more processor chips and said external memory.

1 14. The computer processing architecture as recited in claim 8, comprising
2 a first and a second processor chip, wherein said processing core on said first processor chip
3 is configured to access said at least one bank of memory on said second processor chip
4 through the I/O links of said first and said second processor chips.

1 15. The computer processing architecture as recited in claim 14, wherein a
2 memory request directed from said processing core on said first processor chip to said at least
3 one bank of memory on said second processor chip is processed by:

4 said processing core on said first processor chip sending a memory request to
5 said communication and memory controller on said first processor chip;

6 said communication and memory controller on said first processor chip
7 determining that said memory request is not accessing said at least one bank of memory on

8 said first processor chip, and passing said memory request to said communication and
9 memory controller on said second processor chip via said I/O links on said first and said
10 second processor chips;

11 said communication and memory controller on said second processor chip
12 processing said memory request with said at least one bank of memory on said second
13 processor chip by performing a memory access function with said at least one bank of
14 memory on said second processor chip;

15 said communication and memory controller on said second processor chip
16 passing a result of said memory access function back to said communication and memory
17 controller on said first processor chip via said I/O links on said first and said second
18 processor chips; and

19 said communication and memory controller on said first processor chip
20 communicating said result of said memory access function to said processing core on said
21 first processor chip.

1 16. In a computer architecture having a plurality of processor chips, each
2 comprising a processing core and at least one bank of memory, a method for a first
3 processing core on a first processor chip of accessing said at least one bank of memory on a
4 second processor chip, comprising the steps of:

5 said first processing core on said first processor chip issuing a memory
6 request;

7 determining whether said memory request is accessing data in said at least one
8 bank of memory on said first processor chip or data in said at least one bank of memory on
9 said second processor chip;

10 if said memory request is accessing data in said at least one bank of memory
11 on said second processor chip, communicating said memory request to said second processor
12 chip;

13 performing a memory access function to said at least one bank of memory on
14 said second processor chip; and

15 communicating a result of said memory access function back to said first
16 processing chip.

1 17. The method as recited in claim 16, wherein said at least one bank or
2 memory on each of said plurality of processing chips comprises physical memory.

1 18. The method as recited in claim 16, wherein said at least one bank of
2 memory on each of said plurality of processing chips comprises cache memory.

1 19. The method as recited in claim 16, wherein said at least one bank of
2 memory on each of said plurality of processing chips further comprises a mode control input,
3 and wherein said at least one bank of memory on each of said plurality of processing chips
4 can switch between physical memory and cache memory by enabling or disabling said mode
5 control input.

11/26/2019 10:00:00 AM